

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
28 December 2000 (28.12.2000)

PCT

(10) International Publication Number  
**WO 00/79510 A1**

- (51) International Patent Classification<sup>7</sup>: G09G 3/36, 3/20
- (21) International Application Number: PCT/US00/17164
- (22) International Filing Date: 21 June 2000 (21.06.2000)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:  
09/337,411 21 June 1999 (21.06.1999) US
- (71) Applicant: **SILICON DISPLAY INCORPORATED**  
[US/US]; 1411 Campbell Road, Richardson, TX 75081 (US).
- (74) Agent: **MEEK, Kevin, J.**; Baker Botts L.L.P., 2001 Ross Avenue, Dallas, TX 75201-2980 (US).
- (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).
- (72) Inventors: **GUTTAG, Karl, M.**; 6524 Rockbluff Circle, Plano, TX 75024 (US). **ROGERS, Gerald, D.**; 3827 Beverly Drive, Dallas, TX 75205 (US). **DUNN, Ronnie, N.**; 1061 Pecan Drive, McKinney, TX 75069 (US). **ANTAKI, Patrick, R.**; 1900 Preston Road #267-303, Plano, TX 75093 (US).
- Published:**  
— With international search report.
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

(54) Title: METHOD AND SYSTEM FOR DISPLAYING INFORMATION USING A DISPLAY CHIP

(57) Abstract: A system for displaying information using a display chip (1) is disclosed. The display system comprises a controller array (24) operable to send image data to a display array (30). The display array (30) has a plurality of pixels (96) with each pixel (96) having at least two memory storage bits per pixel (92, 94).

WO 00/79510 A1

## METHOD AND SYSTEM FOR DISPLAYING INFORMATION USING A DISPLAY CHIP

TECHNICAL FIELD OF THE INVENTION

This invention relates to electronic systems and more specifically to a method and system for displaying information using a transportable display chip.

BACKGROUND OF THE INVENTION

The use of computers in our daily lives is steadily increasing. In fact, many people find it necessary to have computers with them when they travel so they can work while traveling on airplanes, trains, buses and even in their cars. Technology has increased to such an extent that where a portable computer of a few years ago weighed many pounds and had a very small and hard to read screen; the portable computer of today, such as a laptop or a personal digital assistant, weighs only a few pounds and may have large color displays. However, even these modern day computers suffer from some drawbacks. The displays, while larger and able to display color better than in the past, are hard to work with while trying to type on a plane, a train or on a bus. People seated near the user can see what the user is doing. The screens also require a lot of energy to power them. Different ways to address this problem have been suggested. Some ways involve increasing the battery life of current laptops. This, however, does not solve the problems of using bulky screens while working on a plane or other cramped situations. Other ways involve using a display that can be mounted as goggles or eyeglasses. These displays tend to be bulky and do not work efficiently.

What is needed is a display system which while, small in size, appears to be large to the user and which will operate in a very efficient manner.

5      SUMMARY OF THE INVENTION

Accordingly, it may be appreciated that a need has arisen for a method and system for displaying information using a transportable display chip in accordance with the teachings of the present invention.  
10      A transportable display chip is provided which substantially eliminates or reduces the disadvantages and problems associated with current display schemes.

In one embodiment of the present invention a system for displaying information using a display chip is disclosed. The system includes a controller array operable to send image data to a display array which is operable to display an image based on receiving the data. The display array also is comprised of a plurality of pixels, with each pixel having a memory operable to store more than one bit. In another embodiment, a display cell is disclosed. The display cell comprises a cell memory operable to store at least two bits of information, the memory cell is coupled to a display.  
15      20

The present invention provides various technical advantages over current display schemes. For example, one technical advantage is that a plurality of bit values may be stored at the pixel itself. Another technical advantage is that bit values can be manipulated at or near the pixel. Other technical advantages may be readily apparent to one skilled in the art from the following figures, descriptions, and claims.  
25      30

BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention and the advantages thereof, reference is now made to the following description taken in conjunction with the accompanying drawings, in which like reference numbers represent like parts, in which:

FIGURE 1 is a cutaway view of a display headset;

FIGURE 2 illustrates a display system in accordance with the teachings of the present invention;

FIGURE 3 is a block diagram illustrating the display system of the present invention;

FIGURE 4 illustrates a display having individual pixels;

FIGURE 5 illustrates the conversion between RGB color sequential format to color bit sequential format;

FIGURE 6 illustrates the operation of a liquid crystal display in accordance with the teachings of the present invention;

FIGURE 7 illustrates a block diagram of the control chip;

FIGURE 8 illustrates an exemplary memory matrix;

FIGURE 9 is a schematic drawing of the display chip; and,

FIGURE 10 is a diagram of one embodiment of a display circuit for one pixel of the display chip.

DETAILED DESCRIPTION OF THE INVENTION

FIGURE 1 illustrates a cutaway view of an exemplary display headset 15 in accordance with the teachings of the present invention. Display headset 15 comprises a display chip 1, the image of which is reflected by a first mirror 2 through a first lens series 3 to a second mirror 4. The image is then reflected through a second lens 5 through a third mirror series 6 and finally through viewing optics 7 in such a way as the image of display chip 1 is presented to the eye of the user. The number and placement of

optics and mirrors are for exemplary purposes only. The optics and mirrors shown in Figure 2 can be configured in any number of arrangements as long as an image of display chip 1 is properly presented to a user.

FIGURE 2 illustrates a display system 10 in accordance with the teachings of the present invention. A conventional computer 12 connects to a headset 15 by a serial bus 14. Display chip 1 is incorporated into headset 15. Also illustrated are an ear piece 18 and a microphone 20.

In operation, a person would be operating computer 12. Computer 12 can be any conventional computer, laptop, personal digital assistant (PDA) or other computing device. Computer 12 outputs video signals to serial bus 14. These video signals are typically outputted in a serial format. Video signals are decoded and displayed on display chip 1. Because of the optical system involved, display chip 1 appears to the user as much larger than the actual size of display chip 1. For example, display chip 1 can appear to a user to be a 17 or a 21-inch monitor, even though the size of the actual display chip 1 is much smaller. Also provided is an ear piece 18 operable to receive audio signals from computer 12. Audio signals are sent via serial bus 14 along with the video signal. Microphone 20 is provided so that a user can send voice commands to computer 12 for voice control of programs or voice dictation. Voice commands travel back to computer 12.

While the previous figures discussed the use of display chip (1) as a computer display, it is understood that such a display chip can be used as a display mechanism for any type of audio/video display such as television broadcast or video replay.

FIGURE 3 is a block diagram illustrating display system 10 in accordance with the teachings of the

present invention. Illustrated is a graphic chip 20 coupled to a controller chip 24 and an RGB output 22. Controller chip 24 couples to display chip 1 via serial bus 14. An input/output interface 26 couples to controller chip 24. An EPROM 28 couples to controller chip 24.

Graphics chip 20, in an embodiment, comprises a conventional graphics adapter chip typically found in the video display card for computer 12. According to one embodiment, graphic chip 20 is operable to produce a resolution of at least 1,024 pixels by 768 pixels with at least 65,536 colors available for each pixel. In order to display 65,536 colors, each pixel requires 16 bits of color information. A 16-bit pixel comprises five bits of red, six bits of green, and five bits of blue information. This translates into thirty-two shades of red, sixty-four shades of green, and thirty-two shades of blue per pixel. The number of shades of green is higher because the human eye notices more variations in the color green than in the colors red or blue. Graphics chip 20 is typically found inside computer 12 and is provided with video memory and a video processor.

Video output 22 feeds the output of graphics chip 20 to an external monitor (not pictured). For VGA (video graphics array) resolution and higher resolution monitors, video output is a 15-pin output. Each color is sent over a separate wire and the intensity of each color is proportional to the digitally represented voltage.

Most display controllers, such as VGA, use output packed pixel formatted data. With the packed pixel format, value of the red, green, and blue intensities are presented simultaneously to the display device. A packed pixel image can be thought as being a single X and Y array with N-bits of data representing the color at a given location in the array.

In contrast to the packed pixel format, there is also a bit plane format. The "bit plane" format can be thought of as having a series of X by Y 1-bit per pixel images or "planes." To get a color display requires multiple bit planes.

While for the same resolution and color content, packed pixel and bit plane formats require exactly the same amount of data, the data is organized differently. In packed pixel there is a single array with multiple bits per element in the array. With bit plane format, there is are multiple arrays with each element in each array being one bit.

Controller chip 24 is operable to convert packed RGB format information from graphics chip 20 to a bit plane format for presentation to display chip 1. As noted previously, RGB data per pixel in one embodiment is sixteen bits of data, comprising five bits of red data, six bits of green data and five bits of blue data. Conventionally with displays such as CRTs, this packed pixel data is applied to one pixel at a time in the display. Controller chip 24 is operable to take RGB packed format and convert it into bit color sequential format. Bit plane sequential format breaks up each packed pixel into individual bit values and sends those one at a time. This operation is explained further in conjunction with FIGURES 4 and 5. Controller chip 24 may convert parallel information to a single serial stream carried over one wire or may convert parallel information to a partial serial stream comprised of some amount of wires less than the original amount.

Turning to FIGURE 4, illustrated is a display 30 having individual pixels 32. As indicated before, in one embodiment, each pixel has a sixteen-bit color value comprising five bits of red color data, six bits of green color data and five bits of blue color data. In a 1,024 pixels by 768 pixels display, there will be a total of 786,432 pixels. Each pixel has a unique RGB

value. Of course, display 30 is not static. In fact, in one embodiment, a display changes every sixtieth of a second. This is known as one frame. As discussed previously, in a sixteen-bit color scheme, there are  
5 thirty-two shades of red, sixty-four shades of green and thirty-two shades of blue. When that information is sent to a single pixel, a certain color that is a combination of the red, green and blue shades is produced. As an example, assume that pixel one has a  
10 certain RGB value where the red value is a seventeen out of a possible thirty-two, the green value is a forty-four out of a possible sixty-four, and the blue value is a twenty-three out of a possible thirty-two. This combination would produce a certain color in that  
15 first pixel. The next pixel may have a different value. For example, it may have a twenty-one out of thirty-two for its red value, a thirty-seven out of sixty-four for its green value, and a thirty out of thirty-two for its blue value. This would continue on  
20 for the other 786,430 pixels.

The red, green and blue values of a pixel are first expressed in binary form. For example, for the first pixel, the red value of seventeen is represented by the binary number 10001. Note that this is a five-  
25 bit number. The green value of forty-four is represented by the binary number 101100, a six-bit number. The blue value of twenty-three is represented as the binary number 10111. The second pixel in the example has a red value of 10101, a green value of  
30 100101, and a blue value of 11110. Bit plane format takes the most significant bit of a first color, for example red, for every single pixel. The most significant bit in a binary number is the left-most bit. In this example, the most significant bit for the  
35 red value of pixel is a one. The most significant bit for pixel two for the red value is also a one. All of the most significant bits for that color will then be



collected from the first pixel to the last pixel which, in one embodiment, is pixel number 786,432. Because of the nature of the binary number, the most significant bit value is always one-half of the potential maximum value. Therefore, if a one exists in the most significant bit for a color, that color will be displayed for one-half of the display time for that particular pixel. In our example, pixel one would display red for one-half of the display rate for pixel one and pixel two. If a zero is the most significant bit for the red value, then nothing would be displayed for that time period. After all of the most significant bits for that color value are displayed, the second most significant bit is displayed.

In our example, the most significant bit minus one for the red value for pixel one is zero and the most significant bit for the red value pixel for pixel two is also zero. In a five-bit number, the most significant bit minus one is one-fourth of the maximum value of that five bit number. Therefore, if a one appears in the most significant minus one of the five bit red value, a red value would be displayed for one-fourth of the entire time the frame is displayed. This process continues until all five bits of red values are displayed. Then, green colors are displayed, starting with the most significant bit for green values and going all the way to the most significant bit minus five, since green is represented by a six-bit number. Again, if the most significant bit is a one for a green value, it would display a green value in that pixel for one-half of the amount of time the frame is displayed. If it was the most significant bit minus one, it will be displayed for one-fourth the time the frame is displayed, and so on. Next, the blue values are shown, starting with the most significant bit of the blue value and going on to the most significant bit minus four, since blue value is a five-bit value. The human

eye's response time is much smaller than the rapidly changing pixel. Therefore, the eye integrates the time sequential coloring into one mixed color. While in the discussion above, the bit planes are presented in order of all the red, all the green, and then all the blue, it should be understood that the bit planes can be presented to the eye in any order. The human eye will still integrate the colors.

FIGURE 5 illustrates the conversion between an RGB format to bit color sequential format. Red, green and blue value for each pixel one converts to bit color sequential format comprising the most significant bit value for each color for each pixel, the most significant bit value minus one for each color for each pixel in such a way as all the color values are broken down to their bit value and either grouped by color in bit value or by bit value or by a combination. The order can be rotated in any order and the eye will still mix the colors and see it as a certain color shade.

Referring back to FIGURE 3, input/output interface 26 couples to ear piece 18 and microphone 20. Input/output interface 26 allows audio signals to pass to the controller chip and to be mixed in with visual signals from graphic chip 20 and travel along serial bus 14 to ear piece 18 as illustrated in FIGURE 1. Microphone 20, as illustrated in FIGURE 1, can collect information spoken by the user and transfer that information back down the serial bus 14 through controller chip 24, through input/output buffer 26 and back to the computer to allow voice commands, communication, and dictation.

EPROM 28 allows for configuration information to be stored and updated easily. Such configuration information may include what resolution to display on display chip 1. Resolution means horizontal or vertical resolution as well as the color depth of

display. For example, instead of displaying 1,024 pixels by 768 pixels, the display could instead display 640 pixels by 480 pixels with a color depth of 256 colors. Other configuration information could include the bit order to be sent to display chip 1. Bit order would be whether or not all red values are sent at once or red values are to be followed by green values, or a combination of the above. EPROM 28 can be any programmable memory that can be erased and changed including conventional erasable programmable read only memories, flash memory, or any other ways of configuring controller chip 24.

Instead of EPROM 28, software control via a microprocessor 29 may be provided. The software would provide the same information as the EPROM 28 but can change that information as necessary, on the fly.

Serial bus 14 comprises a thin wire designed to carry signals from controller chip 24 to display chip 1. Serial bus 14 is thinner than a typical monitor cable for a VGA resolution monitor. Serial bus 14 can be thinner because the information traveling from controller chip 24 to display chip 1 travels in digital low voltage swing format rather than analog format. Serial bus 14 can be any number of wires ranging, in one embodiment, from one to sixteen wires.

Display chip 1 is a display device capable of displaying the information generated by controller chip 24. In one embodiment, display chip 1 includes a ferromagnetic liquid crystal display (LCD). Display chip 1 can also comprise an array of mirrors as a display.

FIGURE 6 illustrates the operation of an exemplary liquid crystal display in accordance with the teachings of the present invention. A light source 36 is provided. In one embodiment, light source 36 consists of separate red, green and blue light sources. Light source 36 may be a white light source, coupled to a

rotating color wheel, colored light emitting diodes (LEDs), or any other suitable mono-chromatic or color light source. The light from light source 36 passes through a polarizer 38 which allows only light of a certain alignment (polarization) to pass through. Light of all other alignment is blocked. The result is the light that passes through polarizer 38 is now aligned in a single direction.

Polarized light 39 passes from polarizer 38 to a beam splitter 40 which passes a portion of the light to a liquid crystal device 42.

Liquid crystal device 42 consists of, in one embodiment, molecules of liquid crystal material sandwiched between plates of glass. Typically, the glass is divided up into cells, each cell representing a single pixel. When a charge is applied to the liquid crystal molecules, they begin to contract and form spirals. The greater the charge, the tighter the spiral. At a maximum charge, the molecules are oriented ninety-degrees from their original orientation. The molecules in uncharged cells are left in the original orientation. Light then passes through the liquid crystal cells. The light will follow the alignment of the liquid crystal molecules in a cell. The result is that light passing through a charged cell will be twisted ninety degrees from its original polarization while light passing through an uncharged cell will stay at the same polarization. In the example of FIGURE 6, LCD device 42 is a reflective device having a reflective layer behind the liquid crystal cells that will reflect the light out of liquid crystal device 42 once it passes through the liquid crystal cell.

Reflected light 43 then passes to beam splitter 40 where a portion is reflected to linear polarizing analyzer 44. The polarizing analyzer is designed to let only the light aligned in the same direction as

that emerging from an active liquid crystal display cell to pass through. All other light is blocked. The passed light is the viewed via viewing optics 46.

Referring back to FIGURE 3, in operation of the system of the present invention, data for each frame of a display is received by control chip 24 from graphics chip 20. Control chip 24 converts the packed RGB format into a bit plane sequential format for transmission along serial bus 14. Therefore, information regarding the most significant bit for either the red, green or blue color is transferred along serial bus 14 to display chip 1. If, for example, the first color to be sent is red, the most significant bit of each pixel will be either a one or a zero. A one would indicate that particular pixel of display chip 1 will reflect light and zero would cause the pixel not to reflect light. Display chip 1 will activate or deactivate each pixel for a set period of time based on whether or not a one or a zero is the most significant bit for the red color sent to display chip 1. A red light, preferably from a red LED or some other type of light, is simultaneously shining upon display chip 1. Whether or not light is reflected back to the user of display chip 1 depends on whether or not a pixel is activated. After the set time for the most significant bit of that red color is expired, either the next most significant bit of red is sent or some other color value is sent to display chip 1 and the process continues. A frame is complete when all of the red, green and blue colors have been sent and displayed on display chip 1. Again, because of the response time of the eye, the colors are integrated by the eyes and the brain such that there appears to be one mixed color.

FIGURE 7 illustrates a block diagram of control chip 24. Control chip 24 comprises an input buffer 50 coupled to a reformatter 52. Reformatter 52 is coupled

to a memory 54 for both input and output. Reformatter 52 is also coupled to a controller 56 where controller 56 is also independently coupled to memory 54. Reformatter 52 outputs data to an output buffer 58 which then outputs to a serialization buffer 60. The data is then output to display chip 1 via serial bus 14.

Input buffer 50 buffers the input to the reformatter 52. The input of input buffer 50 is from graphics chip 20 and may comprise signals sent in RGB format. The RGB format is then transmitted to reformatter 52 and is stored in memory 54. Memory 54 is operable to hold a fixed number of pixels values. In one example, memory 54 can hold sixteen pixel values at once. Therefore, memory 54 would be a sixteen bit by sixteen bit memory array. This means that the sixteen-bit value for the RGB values would be stored in one direction across where sixteen different pixel values are stored in each row. Reformatter 52 is operable to read out the bit color sequential format from those sixteen stored values and output them to output buffer 58. Output buffer 58 then outputs it to serialization buffer 60. Serialization buffer 60 receives the values from output buffer 58 and then transmits the data in serial fashion along serial bus 14. As mentioned before, serial bus 14 may be more than one wire, thus serialization 60 is operable to divide up the bit color sequential format among one or more wires which are then sent to display chip 1. Controller 56 may comprise a programmable state machine operable to control the reformatter 52 and the operation of memory 54.

FIGURE 8 illustrates an exemplary memory matrix 54. Memory 54 is a sixteen by sixteen-memory matrix. Pixel values are read into the matrix one row at a time. For example, the first pixel would be read in across row 72. In one embodiment, the first five

values comprise the five-bit red value, the next six values comprise a six-bit green value, and the last five values comprise the five-bit blue value. The next row 74 contains the next pixel information. Again, it is comprised of the first five red values, the next six green values and the next five blue values. Memory 54 contains similarly formatted data associated with sixteen pixels. For example, in the previous example pixel one had a red value of 10001, a green value of 101100 and a blue value of 10111. As can be seen in row 72, this number has been entered into each one of the sixteen bits starting with the first five bits of red color 10001, the next six-bit green value 101100 and the last five-bit blue value 10111. Row 74 has the next pixel bit value entered in, which from our previous example, would be 1010110010111110. This would continue until sixteen pixel values are loaded in memory 54.

In order to read the bit color sequential values out from this arrangement, a column is read out of the memory cell. For example, column one will be the most significant red bit from each of the first sixteen pixels. Column two is the most significant red bit minus one, column three is the most significant red bit minus three, column five is the most significant red bit minus five, column six is the most significant green bit, column twelve is the most significant blue bit and column sixteen is the most significant blue bit minus four. Therefore, by reading the columns one at a time from left to right, RGB sequential format is converted to bit color sequential format. Once all the columns are read out of memory 54, input buffer 50 and reformatter 52 will fill memory cell 54 with sixteen more pixel values which are then sent via reformatter 52 to output 58. This will continue until all pixels are read for each frame. In one embodiment, there are 768,432 pixels for each frame of information.

Figure 9 is a schematic diagram of display chip 1. Display chip 1 comprises a data router 75 which receives data (bit values) from controller chip 24 via serial line 14. The display array 30 can be split  
5 into two sections (butterflied) such that an entire array can be read to in half the usual number of cycles. For example, if display array 30 has 768 rows it can be butterflied into two 384 rows sections. The display has an upper shift register 76 and a lower  
10 shift register 78 coupled to an upper display 84 and a lower display 86 (which together comprise display array 30). Upper display 84 is associated with an upper row logic 80 and lowers display 86 is associated with lower row logic 78.

15 In operation, data is received at data router 75. Data router 75 then sends bit values to upper shift register 76 and lower shift register 78. These shift registers load a row of data at a time into upper display 84 and lower display 86. Data bits can be sent  
20 from upper display 84 and lower display 86 to upper row logic 80 and lowers row logic 82 for processing. One example of processing would be to take the bit value that was just displayed, send it to one of the row logics, invert the value in the row logic and send the  
25 value back to the display to be displayed. This process is done to keep the LCD material from staying in one state. Other, more sophisticated processing is also possible.

FIGURE 10 illustrates a block diagram of one  
30 embodiment of a display circuit for one pixel of the display chip in accordance with the teachings of the present invention. Display circuit 90 comprises a load memory cell 92 coupled to a display memory cell 94. Display memory cell 94 is coupled to a pixel 96 of the  
35 display chip 1. A readout 98 is provided to read the bit value currently being displayed at pixel 96. Readout 98 is coupled to a logic arrangement 100. In



one embodiment logic arrangement 100 is a bit inverter. Logic arrangement 100 may also be operable to perform any of a number of image processing techniques. The output of logic arrangement 100 may be loaded into display memory cell 94 via load signal 95 for display at pixel 96.

Load memory cell 92 and display memory cell are shown associated with a given pixel 96. This is only one possible embodiment. The load memory cell 92 and display memory cell 94 either together or individually may be associated with a different pixel in an array. Load memory cell 92 and display memory 94 may be stored under an array of pixel, outside the array of pixels or in some combination.

In operation, a first bit value is loaded, via load signal 93 or from a shift register from serial bus 14, to load memory 92. When a second bit value is loaded, the first bit value is stored in display memory 94 while the second bit value is stored in load memory 92. A pixel load signal 95 causes the bit value stored in display memory 94 to be outputted to pixel 96. The bit value is either a logical one or zero. As discussed earlier, depending on the value of the bit, the LCD pixel will either polarize the incoming light or leave it unchanged. This has the effect of controlling the pixel's on or off state. The repolarized light is transmitted, via a polarizer, to the viewing optics.

The value displayed at the pixel can be read at read line 98. This value can then pass to logic arrangement 100. In one embodiment, logic arrangement inverts the received bit and sends that value back to pixel 96. The inverse of a displayed bit needs to be displayed because most LCD materials require "DC restoration" which mean the average DC value must be near zero on the cell to prevent the LCD material from staying in a twisted state. In other embodiments,

logic arrangement can process bits, in other ways. Indeed, any number of complex logical or arithmetical operations could be implemented in logic arrangement 100. In one embodiment, the entire image may be stored within the pixels and processing can be done at display chip 1. Logic arrangement 100 can be combined with a register or other storage means. Logic arrangement 100 can also, in an embodiment, receive data from load memory 92. Logic arrangement may also return a processed bit to a different memory than the bit was originally associated with.

FIGURE 10 illustrates an exemplary pixel setup for one pixel. As discussed previously, there are 786,432 pixels in a 1024 by 768 image array. Thus, the procedure discussed above occurs for multiple rows in an array. It is also possible to split the display into a first and a second subarray and address two rows per cycle.

While first memory 92 and second memory 94 in the example of Figure 10 store one bit per memory, other arrangements are possible for storage purposes. For example, load memory 92 and display memory 94 could store multiple bits. One possible alternative is to have load memory 92 store multiple bits in a shift register.

Although the present invention has been described above in connection with several embodiments, it should be understood that changes, substitutions, variations, alterations, transformations and modifications may be suggested to one skilled in the art and the tenet of the present invention encompasses the changes, substitutions, variations, alterations, transformations and modifications as filed in the spirit and scope of the appending claims. For example, while exemplary discussions involved the use of LCD devices, digital mirror devices can also be used as a display device.

Additionally, while the preceding text discussed

applications involving head mounted displays, the display cell and discussions here within are also applicable to other areas such as image projectors or flat screen displays.

WHAT IS CLAIMED IS:

1. A system for displaying information using a display device comprising:
  - a controller array operable to send image data;
  - the display device having:
    - a display array operable to display an image based on received image data, the display array having a plurality of pixels, and
    - at least two memory storage bits per pixel in the display device.
2. The system in claim 1, wherein a portion of the memory storage bits are organized to fit substantially under the plurality of pixels of the display array.
3. The system in claim 1, wherein a portion of the memory storage bits may not be under the display array.
4. The system in claim 1, wherein a portion of the memory storage bits can control at least one of the plurality of pixels on or off state.
5. The system in claim 1, wherein there are an integer number of storage bits physically associated with each pixel.
6. The system in claim 1, wherein multiple bits of memory may be placed under multiple pixels and wherein the ratio of bits per pixel may not be an integer number.
7. The system of Claim 1, wherein the storage memory comprises a shift register operable to store multiple memory bits per pixel.

8. The system of Claim 1, wherein the display array is a liquid crystal display chip.

5 9. The system of claim 1 wherein the display array is mounted in a frame intended for headset use.

10 10. The system of Claim 9, wherein the frame further comprises an earpiece mounted on the frame.

11. The system of Claim 9, wherein the frame further comprises a microphone mounted on the frame.

12. The system of Claim 1, further comprising a logic arrangement operable to perform logical or arithmetic operations on bit values stored in the memory.

13. The system of claim 12, wherein the arithmetic or logical operation is performed by logic directly associated with a given pixel.

14. The system of claim 12, wherein the arithmetic or logical operation involves selectively sending data values from one or more memory storage bits to processing logic which can selectively send results to the same or other memory storage bits.

15. The system of claim 14, wherein the processing logic can manipulate a portion of the memory storage bits that control the pixels as a sequence of steps executed over multiple clock cycles.

16. The system of Claim 12, wherein the logical operation is a DC restore.

17. A method for displaying information on a transportable display chip having a plurality of pixels comprising:

transmitting a sequence of bit values from a controller chip;

providing storage for at least two bits of data for each pixel in the display

providing at least one bit of data per pixel that is operable control the on or off state of pixel; and

providing some of the bits of data that can be loaded that will not affect optical state of pixels immediately upon loading, but can be either directly transferred to affect the display of a pixel or can be manipulated to affect the display of one or more pixels at some controlled amount of time after being loaded.

18. The method of Claim 17, wherein the display chip is a liquid crystal display chip.

19. The method of Claim 17, further comprising nonvolatile memory coupled to the controller and operable to store configuration data.

20. The method of Claim 17, further comprising an input/output interface operable to send and receive audio signals to and from the controller chip.

21. The method of Claim 10, wherein each pixel of the display chip is coupled to a logic arrangement operable to perform logical operations on bit values stored at the pixel.

22. The method of Claim 21, wherein the logic arrangement is a circuit operable to invert the digital value read at the pixel and return the inverted value to the pixel.

23 A display comprising:  
a plurality of pixels,  
and at least two bits of memory storage per  
5 every displayable pixel.

24. The display of Claim 16, wherein there are  
memory bits directly associated with each displayable  
10 pixel.

25. The display of Claim 24, wherein the multiple  
bits of memory associated with each displayable pixel  
are connected to shift data from one bit to the next.  
15

26. The display of Claim 24, wherein the memory  
associated with each pixel comprises:

a display bit memory operable to store a bit  
value, the bit value operable to be displayed at the  
20 pixel; and,

a load bit memory operable to store one or  
more bits of data that are operable to control a pixel.

27. The display of Claim 26, wherein the load bit  
25 will control the same pixel as the display bit.

28. The display of Claim 26, wherein data stored  
in the load bit memory passes directly to the display  
bit memory.  
30

29. The display of Claim 26, wherein the data  
stored in the load bit memory are manipulated logically  
or arithmetically before controlling a pixel.

30. The display of Claim 26, wherein the data  
stored in the pixel memory controls the pixel that it  
is associated with.  
35

31. The display of Claim 30, wherein the cell further comprises a logic circuit coupled to the pixel and operable to invert and display the last data value displayed by the pixel.

32. The display of Claim 26, wherein the data stored in the display bit memory is used to control the pixel, the data is then read by a logic arrangement operable to perform logical or arithmetical operations on the data.

33. The display of claim 32, wherein the logic operation is an inversion of the data and further wherein the inverted data is redisplayed at the pixel.

34. The display of Claim 24, further comprising at least one shared logic block operable to perform logic and arithmetic functions on a portion of the bit values stored in the memory.



35. A system for displaying information on a display comprising:

a data router operable to receive and send display data; and

a display comprising a n-column by m-row pixel arrangement, having at least two bits of memory for every pixel in the display, the display operable to receive display data from the data router.

36. The system of Claim 35, further comprising a shift register operable to receive display data from the data router and present display data to the display one row at a time.

37. The system of Claim 35, wherein the display is divided into an upper half and a lower half and there is a separate shift register for each half.

38. The system of Claim 35, wherein there are two or more memory bits associated with each pixel and wherein the first is a display memory bit operable to store a bit value to be displayed is a load bit memory operable to store one or more bits of data.

39. The system of Claim 38, wherein the load bit will control the same pixel as the display bit.

40. The system of Claim 38, wherein data stored in the load bit memory passes directly to the display bit memory.

41. The system of Claim 35, wherein the data stored in at least some of the memory bits are manipulated logically or arithmetically before controlling a pixel.

42. The system of Claim 38, wherein the data stored in the pixel memory controls the pixel the pixel memory is coupled to.



5           43. The system of Claim 42, wherein the cell further comprises a logic circuit coupled to the pixel and operable to invert and display the last data value displayed by the pixel.

10           44. The system of Claim 35, wherein the data stored in the memory is used to control the pixel, the data is then read by a logic arrangement operable to perform logical or arithmetical operations on the data.

15           45. The system of claim 44, wherein the logic operation is an inversion of the data and the inverted data is redisplayed at the pixel.

20           46. The system of Claim 35, further comprising at least one shared logic block operable to perform logic and arithmetic functions on the bit values stored in the pixel memory.

1/4



2/4




FIG. 3




FIG. 4

3/4

 $(R_5 G_6 B_5)_1 (R_5 G_6 B_5)_2 (R_5 G_6 B_5)_3 \dots (R_5 G_6 B_5)_{\text{last pixel}} \text{ --->>> } 33$ 
 $R_1 R_1 R_1 \dots R_{\text{last pixel}} \cdot G_1 G_1 G_1 \dots G_{\text{last pixel}} \cdot B_1 B_1 B_1 \dots B_{\text{last pixel}} \text{ --->>> } 34$ 
 $(r_1 r_2 r_3 \dots r_{\text{last pixel}})_{\text{msb}} : (r_1 r_2 r_3 \dots r_{\text{last pixel}})_{\text{msb}-1} \dots (g_1 g_2 g_3 \dots g_{\text{last pixel}})_{\text{msb}} : (g_1 g_2 g_3 \dots g_{\text{last pixel}})_{\text{msb}-1} \dots (b_1 b_2 b_3 \dots b_{\text{last pixel}})_{\text{msb}} : (b_1 b_2 b_3 \dots b_{\text{last pixel}})_{\text{msb}-1} \dots$ 

FIG. 5




FIG. 6




FIG. 7

4/4




FIG. 8




FIG. 9




FIG. 10

# INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 00/17164

**A. CLASSIFICATION OF SUBJECT MATTER**  
 IPC 7 G09G3/36 G09G3/20

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)  
 IPC 7 G09G

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

WPI Data, EPO-Internal, PAJ

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	WO 97 04436 A (MCKNIGHT DOUGLAS) 6 February 1997 (1997-02-06) page 5, line 7 -page 6, line 14 page 36, line 11 -page 40, line 9 page 47, line 28 -page 49, line 18 ---	1-46
X	JP 09 212140 A (TOSHIBA CORP) 15 August 1997 (1997-08-15) -& US 5 945 972 A (FUJIWARA HISAO ET AL) 31 August 1999 (1999-08-31) column 20, line 51 -column 25, line 29 ---	1-46
A	EP 0 631 271 A (SHARP KK) 28 December 1994 (1994-12-28)  column 13, line 42 -column 14, line 22; figure 7 column 21, line 20 -column 22, line 32 --- -/--	2,3,22, 31-33, 44,45

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

\* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- "&" document member of the same patent family

Date of the actual completion of the international search

4 October 2000

Date of mailing of the international search report

11/10/2000

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
 NL - 2280 HV Rijswijk  
 Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
 Fax: (+31-70) 340-3016

Authorized officer

Amian, D

# INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 00/17164

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	WO 96 07947 A (DONALDSON DOUGLAS ;MACK WOLFGANG ADAM JR (US); RALLISON RICHARD DE) 14 March 1996 (1996-03-14) page 7, line 17 -page 8, line 27 page 19, line 24 - line 37 ---	9-11,20
A	US 5 784 073 A (TAKEMURA YASUHIKO ET AL) 21 July 1998 (1998-07-21) column 6, line 32 -column 8, line 39; figure 14 column 16, line 61 -column 17, line 41; figures 20,21 -----	35,36



# INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 00/17164

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO 9704436 A	06-02-1997	US 5767828 A	16-06-1998
		US 5959598 A	28-09-1999
		AU 6543896 A	18-02-1997
		CN 1194051 A	23-09-1998
		EP 0846316 A	10-06-1998
		JP 11509647 T	24-08-1999
JP 09212140 A	15-08-1997	US 5945972 A	31-08-1999
EP 0631271 A	28-12-1994	JP 7072511 A	17-03-1995
		DE 69414762 D	07-01-1999
		DE 69414762 T	02-06-1999
		KR 156019 B	16-11-1998
		US 5581273 A	03-12-1996
		US 5926158 A	20-07-1999
WO 9607947 A	14-03-1996	AU 1330295 A	21-08-1995
		AU 3716495 A	27-03-1996
		JP 9508711 T	02-09-1997
		US 5903395 A	11-05-1999
		AU 2156295 A	21-08-1995
		EP 0763216 A	19-03-1997
		JP 9508478 T	26-08-1997
		US 6097543 A	01-08-2000
US 5784073 A	21-07-1998	JP 2562745 B	11-12-1996
		JP 6082756 A	25-03-1994
		JP 5035202 A	12-02-1993
		US 5956105 A	21-09-1999
		KR 9707524 B	10-05-1997
		KR 9611400 B	22-08-1996
		US 5414442 A	09-05-1995